PCIe 5.0 is just beginning to come to new PCs, but version 6.0 is already here

Enlarge / The PCIe 6.0 standard’s ability to interoperate with all older versions of the standard is a point of pride for the PCI-SIG.


The PCI Special Interest Group (PCI-SIG) has finalized version 6.0 of the PCI Express standard, the communication bus that lets all the stuff inside your computer communicate. The new version of the spec comes roughly three years after the PCI Express 5.0 spec was finalized, and version 6.0 once again doubles the bandwidth of a PCIe lane from 32GT/s (8GB/s in total, or 4GB/s in each direction) to 64GT/s (16GB/s, or 8GB/s in each direction). For a full 16-lane PCIe 6.0 connection, that’s as much as 256GB/s of total bandwidth, compared to the 32GB/s or 64GB/s of now-common PCIe 3.0 and 4.0 connections.

Like past PCIe versions, PCIe 6.0 will “interoperate and maintain backwards compatibility” with all existing PCIe versions, so your PCIe 4.0 GPU or SSD will continue to work in a PCIe 6.0 slot and vice-versa. The PCI-SIG bragged about the specification’s longevity in a blog post by PCI-SIG board member Debendra Das Sharma: “An interconnect technology is considered successful if it can sustain three generations of bandwidth improvement spanning a decade. PCIe architecture has far exceeded that mark.”

PCI Express speeds compared. Note that these bandwidth numbers are bidirectional—if you're only sending or only receiving data, you'll only have half as much bandwidth.
Enlarge / PCI Express speeds compared. Note that these bandwidth numbers are bidirectional—if you’re only sending or only receiving data, you’ll only have half as much bandwidth.


To boost its speeds, PCIe 6.0 uses a new kind of signaling called “Pulse Amplitude Modulation 4” (PAM4), which allows for faster data transfers than the previous Non-Return-To-Zero (NRZ) signaling at the expense of a higher error rate. To compensate, PCIe 6.0 includes technologies like Forward Error Correction (FEC) to correct errors and Cyclic Redundancy Checking (CRC) to ask for packets to be retransmitted when errors can’t be corrected. The PCI-SIG says that this combination of technologies should catch all errors without adding latency to the connection.

Consumer systems are just beginning to support PCI Express 5.0—Intel’s 12th-generation Core processors provide 16 PCIe 5.0 lanes, and AMD plans to support PCIe 5.0 with its upcoming Zen 4 architecture and Ryzen 7000-series CPUs. For now, PCIe 4.0 remains the most-used version of the spec for high-end SSDs and current-generation GPUs, and most budget PCIe SSDs still use PCI Express 3.0, which is more widely supported by older systems and is still plenty fast for most things. The PCI-SIG recognizes in its PCIe 6.0 FAQ that the new spec’s bandwidth isn’t necessary for most consumer applications, pitching it instead as an upgrade for data centers and artificial intelligence and machine learning systems.

The PCI-SIG expects that PCIe 6.0 products will begin hitting the market within 12 to 18 months.

Source link